Zilog Z80180 Manuel d'utilisateur Page 156
- Page / 326
- Table des matières
- MARQUE LIVRES
Noté. / 5. Basé sur avis des utilisateurs
Z8018x
Family MPU User Manual
UM005003-0703
141
ASCI to/from DMAC Operation
Operation of the ASCI with the on-chip DMAC channel 0 requires that the
DMAC be correctly configured to use the ASCI flags as DMA request signals.
ASCI and RESET
During RESET, the ASCI status and control registers are initialized as
defined in the individual register descriptions.
Receive and Transmit operations are stopped during RESET. However,
the contents of the transmit and receive data registers (TDR and RDR) are
not changed by RESET.
ASCI Clock
When in external clock input mode, the external clock is directly input to
the sampling rate (¸16/¸64) as depicted in Figure 56.
Figure 56. ASCI Clock
External Clock
fc
£
Phi
¸
40
Internal Clock
Phi
Baud Rate Selection
Prescaler Sampling Rate
¸
1 to
¸
64
¸
10
¸
30
¸
16
¸
64
- Family MPU 1
- MANUAL OBJECTIVES 3
- Intended Audience 3
- Manual Organization 3
- Sections 4
- Appendices 4
- Table of Contents 5
- List of Figures 8
- UM005003-0703 10
- List of Tables 12
- Status Signals 287 14
- FEATURES 16
- GENERAL DESCRIPTION 16
- PIN DESCRIPTION 22
- ARCHITECTURE 27
- OPERATION MODES 30
- 0 and IOC is 0 32
- CPU Timing 33
- Wait State Generator 42
- Bit 7 6 5 4 44
- MWI1 MWI0 MWI1 MWI0 44
- R/W R/W R/W R/W 44
- 1, selecting the 45
- Processors Only) 46
- SLP 2nd Op Code address 50
- Add-On Features 51
- STANDBY Mode 52
- IDLE Mode 55
- STANDBY-QUICK RECOVERY Mode 56
- Internal I/O Registers 56
- –0 Reserved ? ? Reserved 67
- Memory Management Unit (MMU) 69
- Figure 25. MMU Block Diagram 71
- 0 during I/O cycles 72
- MMU Register Description 75
- 0 during RESET 77
- 1 while all bits 78
- 0. The logical 64KB 78
- 0000H to FFFFH) 78
- Interrupts 80
- Interrupt Vector Low Register 81
- 00H during RESET 82
- N/A R/W R/W R/W 83
- 1 by the El (Enable 84
- 00000H was caused by 85
- INT0 Mode 0 90
- INT0 Mode 1 91
- INT0 Mode 2 93
- 00H and 94
- INT1, INT2 95
- 0. Each is also 96
- Family MPU User Manual 100
- Dynamic RAM Refresh Control 101
- TR1 TRW* TR2 102
- DMA Controller (DMAC) 105
- 107
- DMAC Register Description 108
- DMA Register Description 118
- Bits 5–3 119
- Bits 2–0 119
- DMA Operation 119
- Memory to Memory—Channel 0 120
- 00H) transfer 122
- Memory to ASCI - Channel 0 124
- Note: X = Don’t care 125
- T1 T2 T3 T3T2T1 130
- Processors 131
- ASCI Register Description 132
- 08H, 09H) 134
- 1) these pins 149
- 1, then the CKA1/ 149
- 0. Even after the 154
- Figure 56. ASCI Clock 156
- Baud Rate Generator 158
- CSI/O Block Diagram 161
- CSI/O Registers Description 162
- Address = 0BH) 164
- Interrupt Request 166
- = 0) when 167
- PRT Block Diagram 171
- PRT Register Description 172
- 0FH, CHI, 16H, 17H) 174
- Timer Control Register (TCR) 176
- PRT Interrupts 179
- PRT and RESET 179
- Secondary Bus Interface 180
- On-Chip Clock Generator 183
- Miscellaneous 187
- Software Architecture 188
- CPU REGISTERS 190
- Accumulator (A, A') 191
- Flag Registers (F, F') 192
- Interrupt Vector Register (I) 192
- R Counter (R) 192
- Index Registers (IX, and IY) 192
- Stack Pointer (SP) 193
- Program Counter (PC) 193
- Flag Register (F) 193
- Addressing Modes 195
- Implied Register (IMP) 195
- Register Direct (REG) 195
- Register Indirect (REG) 196
- Indexed (INDX) 197
- Extended (EXT) 197
- Immediate (IMMED) 198
- Relative (REL) 198
- IO (I/O) 199
- DC Characteristics 200
- Z80180 DC CHARACTERISTICS 201
- Z8S180 DC CHARACTERISTICS 202
- Z8L180 DC CHARACTERISTICS 204
- AC Characteristics 208
- Timing Diagrams 213
- STANDARD TEST CONDITIONS 221
- Instruction Set 223
- CONDITION 224
- RESTART ADDRESS 225
- MISCELLANEOUS 226
- DATA TRANSFER INSTRUCTIONS 238
- Special Control Instructions 251
- Instruction Summary 253
- Op Code Map 263
- DDH 22H : LD (mn), IX 264
- Bus Control Signal Conditions 267
- INTERRUPTS 295
- Operating Modes Summary 297
- REQUEST PRIORITY 298
- OPERATION MODE TRANSITION 299
- 0000H (all DMA transfers) 301
- Status Signals 303
- PIN STATUS 304
- –A17, A19 — Z 1 A 1 305
- –D7— ZZAZ 305
- INTERNAL I/O REGISTERS 309
- Ch 0 Destination Mode 1,0 315
- ORDERING INFORMATION 319
Produits connexes et manuels pour Capteurs Zilog Z80180
Capteurs Zilog Z86193 Manuel d'utilisateur
(260 pages)
(260 pages)
Capteurs Zilog Z86C36 Manuel d'utilisateur
(64 pages)
(64 pages)
Capteurs Zilog Z86E07 Manuel d'utilisateur
(43 pages)
(43 pages)
Capteurs Zilog Z08470 Manuel d'utilisateur
(326 pages)
(326 pages)
Capteurs Zilog Z08470 Manuel d'utilisateur
(330 pages)
(330 pages)
Capteurs Zilog Z8PE002 Manuel d'utilisateur
(48 pages)
(48 pages)
Capteurs Zilog Z8PE002 Manuel d'utilisateur
(44 pages)
(44 pages)
Capteurs Zilog Z8FS021A Manuel d'utilisateur
(25 pages)
(25 pages)
Capteurs Zilog ZEPIR0BA Manuel d'utilisateur
(18 pages)
(18 pages)
Capteurs Zilog EZ80F91GA Manuel d'utilisateur
(127 pages)
(127 pages)
Capteurs Zilog ZMOT0BHH Manuel d'utilisateur
(34 pages)
(34 pages)
Capteurs Zilog Z16FMC2 Manuel d'utilisateur
(26 pages)
(26 pages)
Capteurs Zilog ZAURA868 Manuel d'utilisateur
(44 pages)
(44 pages)
Capteurs Zilog Z80230 Manuel d'utilisateur
(394 pages)
(394 pages)
Capteurs Zilog ZAURCT Manuel d'utilisateur
(59 pages)
(59 pages)
© 2020, manymanuals.fr. Tous droits réservés | 0.033 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commentaires sur ces manuels